## Features

- Two full bridges for max. 1.3 A load $\left(\mathrm{R}_{\mathrm{DSON}}=\right.$ $500 \mathrm{~m} \Omega$ )
- Programmable current waveform with look-up table: 9 entries with 5bit resolution
- Current regulation by integrated PWM controller and internal current sensing
- Programmable stepping mode: Full, Half, Mini and Microstepping
- Programmable slew rate for EMC and power dissipation optimisation
- Programmable Fast-, Slow-, Mixed-and AutoDecay Mode
- Full-Scale Current programmable with 3bit resolution
- Very low current consumption in standby mode $\mathrm{I}_{\mathrm{S}}<3 \mu \mathrm{~A}$, typ. $\mathrm{T}_{\mathrm{j}} \leq 85^{\circ} \mathrm{C}$
- All outputs short circuit protected with Openload, Overloadcurrent, Temperature Warning and Thermal Shutdown
- The PWM signal of the internal PWM controller is available as digital output.
- All parameters guaranteed for $7 \mathrm{~V}<\mathrm{Vs}<20 \mathrm{~V}$


## Applications

Stepper Motor Driver for bipolar Stepper Motors in Automotive Applications like Light Levelling, Bending Light and Throttle Control.


## Description

The device is an integrated stepper motor driver for bipolar stepper motors with microstepping and programmable current profile look-up-table to allow a flexible adaptation of the stepper motor characteristics and intended operating conditions. It is possible to use different current profiles depending on target criteria: audible noise, vibrations, rotation speed or torque. The decay mode used in PWM-current control circuit can be programmed to slow-, fast-, mixed-and autodecay. In autodecay mode device will use slow decay mode if the current for the next step will increase and the fast decay or mixed decay mode if the current will decrease.

## Order codes

| Part number | Junction Temp range, ${ }^{\circ} \mathbf{C}$ | Package | Packing |
| :---: | :---: | :---: | :---: |
| L9942 | -40 to 150 | PowerSSO-24 | Tube |

Rev 1
November 2005 1/37

## Contents

1 Block diagram and Pin information ..... 4
2 Device description ..... 6
2.1 Dual Power Supply: VS and VCC ..... 6
2.2 Standby-Mode ..... 6
2.3 Diagnostic Functions ..... 6
2.4 Over-voltage and Under-voltage Detection ..... 6
2.5 Temperature Warning and Thermal Shutdown ..... 6
2.6 Inductive Loads ..... 7
2.7 Cross-current protection ..... 7
2.8 PWM Current Regulation ..... 7
2.9 Decay modes ..... 7
2.10 Over Current Detection ..... 8
2.11 Open Load Detection ..... 8
2.12 Stepping Modes ..... 8
2.13 Decay Modes ..... 10
3 Electrical specifications ..... 11
3.1 Absolute maximum ratings ..... 11
3.2 ESD Protection ..... 11
3.3 Thermal data ..... 11
3.4 Electrical characteristics ..... 13
3.4.1 Supply ..... 13
3.4.2 Over- and undervoltage detection ..... 14
3.4.3 Reference Current Output ..... 14
3.4.4 Charge Pump Output ..... 15
3.4.5 Outputs: $\operatorname{Qxn}(x=A ; B n=1 ; 2)$ ..... 15
3.4.6 Outputs: Qxn (x=A;B n=1;2) ..... 16
3.4.7 PWM Control ..... 17
4 Functional Description of the Logic with SPI ..... 19
4.1 Motor Stepping Clock Input( STEP) ..... 19
4.2 PWM Output (PWM) ..... 19
4.3 Serial Peripheral Interface (SPI) ..... 19
4.4 Chip Select Not (CSN) ..... 19
4.5 Serial Data In (DI) ..... 19
4.6 Serial Data Out (DO) ..... 20
4.7 Serial Clock (CLK) ..... 20
4.8 Data Register ..... 20
5 SPI - Control and Status Registers ..... 21
5.1 Control Register 0 ..... 21
5.2 Control Register 1 ..... 22
5.3 Counter and Profiles Register 2 ..... 22
5.4 Signal and Profile Register 3 ..... 22
5.5 Counter and Profile (Register 4 and Register 5) ..... 23
5.6 Control, Status and Profile Register 6 ..... 23
5.7 Status Register7 ..... 24
5.8 Auxiliary logic blocks ..... 24
5.8.1 Fault Condition ..... 24
5.8.2 SPI communication monitoring ..... 25
5.8.3 PWM monitoring for stall detection ..... 25
6 Logic with SPI - Electrical Characteristics ..... 26
6.1 Inputs: CSN, CLK, STEP, EN and DI ..... 26
6.2 Dl timing ..... 26
6.3 Outputs: DO, PWM ..... 27
6.4 Output: DO timing ..... 27
6.5 CSN timing ..... 27
6.6 STEP timing ..... 28
7 Appendix ..... 31
7.1 Stall Detection ..... 31
7.2 Load Current Control and Detection of Overcurrent (Shortages at Outputs) ..... 31
8 Package information ..... 35
9 Revision history ..... 36

## 1

Block diagram and Pin information

Figure 1. Block diagram


Figure 2. Pin connection (Top view)


All pins with the same name must be externally connected!
All pins PGND are internally connected to the heat slug.

Table 1. Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1, 12, 13, 24 | PGND | Power ground: All pins PGND are internally connected to the heat slug. Important: All pins of PGND must be externally connected! |
| 3, 10, 15, 22 | VS | Power supply voltage (external reverse protection required): For EMI reason a ceramic capacitor as close as possible to PGND is recommended. Important: All pins of VS must be externally connected! |
| 2, 23 | QA1,QA2 | Fullbridge-outputs An: The output is built by a highside and a lowside switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal reverse diode (bulk-drain-diode: highside driver from output to VS, lowside driver from PGND to output). This output is over-current protected. |
| 11, 14 | QB1,QB2 | Fullbridge-outputs Bn: The output is built by a highside and a lowside switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal reverse diode (bulk-drain-diode: highside driver from output to VS, lowside driver from PGND to output). This output is over-current protected. |
| 4 | CLK | SPI clock input: The input requires CMOS logic levels. The CLK input has a pull-down current. It controls the internal shift register of the SPI. |
| 5 | DI | Serial data input: The input requires CMOS logic levels. The DI input has a pull-down current. It receives serial data from the microcontroller. The data is a 16bit control word and the least significant bit (LSB, bit 0) is transferred first. |
| 6 | CSN | Chip Select Not input The input requires CMOS logic levels. The CSN input has a pull-up current. The serial data transfer between device and micro controller is enabled by pulling the input CSN to low level. |
| 7 | DO | SPI data output: The diagnosis data is available via the SPI and it is a tristateoutput. The output is CMOS compatible will remain highly resistive, if the chip is not selected by the input CSN (CSN = high) |
| 8 | PWM | PWM output This CMOS compatible output reflects the current duty cycle of the internal PWM controller of bridge A . It is an high resistance output until VCC has reached minimum voltage ore can switched off via the SPI command. |
| 9 | STEP | Step clock input: The input requires CMOS logic levels. The STEP input has a pull-down current. It is clock of up and down counter of control register 0 . Rising edge starts new PWM cycle to drive motor in next position. |
| 16 | CP | Charge Pump Output: A ceramic capacitor (e.g. 100 nF ) to VS can be connected to this pin to buffer the charge-pump voltage. |
| 17 | GND | Ground: Reference potential besides power ground e.g. for reference resistor RREF. From this pin exist a resistive path via substrate to PGND. |
| 18 | TEST | Test input The TEST input has a pull-down current. Pin used for production test only. In the application it must be connected to GND. |
| 19 | VCC | Logic supply voltage: For this input a ceramic capacitor as close as possible to GND is recommended. |
| 20 | RREF | Reference Resistor The reference resistor is used to generate a temperature stable reference current used for current control and internal oscillator. At this output a voltage of about 1.28 V is present. The resistor should be chosen that a current of about 200uA will flow through the resistor. |
| 21 | EN | Enable input: The input requires CMOS logic levels. The EN input has a pulldown resistor. In standby-mode outputs will be switched off and all registers will be cleared. If EN is set to a logic high level then the device will enter the active mode. |

## 2 Device description

### 2.1 Dual Power Supply: VS and VCC

The power supply voltage VS supplies the half bridges. An internal charge-pump is used to drive the highside switches. The logic supply voltage VCC (stabilized) is used for the logic part and the SPI of the device. Due to the independent logic supply voltage the control and status information will not be lost, if there are temporary spikes or glitches on the power supply voltage. In case of power-on (VCC increases from under voltage to $\mathrm{V}_{\text {POR OFF }}=2.60 \mathrm{~V}$, typical) the circuit is initialized by an internally generated power-on-reset (POR). If the voltage VCC decreases under the minimum threshold ( $\mathrm{V}_{\text {POR }} \mathrm{ON}=2.45 \mathrm{~V}$, typical), the outputs are switched to tristate (high impedance) and the internal registers are cleared.

### 2.2 Standby-Mode

The EN input has a pull-down resistor. The device is in standby mode if EN input isn't set to a logic high level. All latched data will be cleared and the inputs and outputs are switched to high impedance. In the standby mode the current at VS (VCC) is less than $3 \mu \mathrm{~A}(1 \mu \mathrm{~A})$ for $\mathrm{CSN}=$ high ( $D O$ in tristate). If EN is set to a logic high level then the device will enter the active mode. In the active mode the chargepump and the supervisor functions are activated.

### 2.3 Diagnostic Functions

All diagnostic functions (overload/-current, open load, power supply over-/undervoltage, temperature warning and thermal shutdown) are internally filtered ( $\mathrm{t}_{\mathrm{GL}}=32 \mu \mathrm{~s}$, typical) and the condition has to be valid for a minimum time before the corresponding status bit in the status registers will be set. The filters are used to improve the noise immunity of the device. Open load and temperature warning function are intended for information purpose and will not change the state of the bridge drivers. On contrary, the overload/-current and thermal shutdown condition will disable the corresponding driver (overload/-current) or all drivers (thermal shutdown), respectively. The microcontroller has to clear the status bit to reactivate the bridge driver.

### 2.4 Over-voltage and Under-voltage Detection

If the power supply voltage VS rises above the over-voltage threshold $\mathrm{V}_{\text {SOV OFF }}$ (typical 20 V ), the outputs are switched to high impedance state to protect the load. When the voltage VS drops below the undervoltage threshold $\mathrm{V}_{\text {SUV OFF }}$ (UV-switch-OFF voltage), the output stages are switched to the high impedance to avoid the operation of the power devices without sufficient gate driving voltage (increased power dissipation). Error condition is lached and the microcontroller needs to clear the status bits to reactivate the drivers.

### 2.5 Temperature Warning and Thermal Shutdown

If junction temperature rises above $T_{j}$ Tw a temperature warning flag is set which is detectable via the SPI. If junction temperature increases above the second threshold $\mathrm{T}_{\mathrm{j}} \mathrm{SD}^{\text {, the thermal }}$ shutdown bit will be set and power DMOS transistors of all output stages are switched off to
protect the device. In order to reactivate the output stages the junction temperature must decrease below Tj SD -Tj SD HYS and the thermal shutdown bit has to be cleared by the microcontroller.

### 2.6 Inductive Loads

Each half bridge is built by an internally connected highside and a lowside power DMOS transistor. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven without external free-wheeling diodes. In order to reduce the power dissipation during free-wheeling condition the PWMcontroller will switch-on the output transistor parallel to the freewheeling diode (synchronous rectification).

### 2.7 Cross-current protection

The four half-brides of the device are cross-current protected by an internal delay time depending on the programmed slew rate. If one driver (LS or HS) is turned-off then activation of the other driver of the same half bridge will be automatically delayed by the cross-current protection time.

### 2.8 PWM Current Regulation

An internal current monitor output of each high-side and low-side transistor sources a current image which has a fixed ratio of the instantaneous load current. This current images are compared with the current limit in PWM control. Range of limit can reach from programmed full scale value (register1 DAC Scale) down belonging LSB value of 5 bit DAC (register1 DAC Phase x). The data of the two 5 bit DACs comes form set up in 9 current profiles (register2 to 6). If signal changes to logic high at pin STEP then 2 currentprofiles are moved in register1 for DAC Phase A and B. Number of profile depends on phase counter reading and direction bit in register0 (Figure 7). The bridges are switched on until the load current sensed at HS switch exceeds the limit. Load current comparator signal is used to detect open load or overcurrent condition also.

### 2.9 Decay modes

During off-time the device will use one of several decay modes programmable by SPI (Figure 4 top). In slow decay mode HS switches are activated after cross current protection time for synchronous rectification to reduce the power dissipation (Figure 4 detail A). In fast decay opposite halfbridge will switched on after cross current protection time, that is same like change in the direction. For mixed decay the duration of fast decay period before slow decay can be set to a fixed time (Figure 4 detail B continuous line ) or is triggered by under-run of the load current limit (Figure 4 detail B dashed line), that can be detected at LS switch. The special mode where the actual phase counter value is taken into account to select the decay mode is called auto decay (e.g. in Figure 3 Micro Stepping DIR=1). If the absolute value of the current limit is higher as during step before then PWM control uses slow decay mode always. Otherwise one of the fast decay modes is automatic selected for a quick decrease of the load current and so it obtains new lower target value.

### 2.10 Over Current Detection

The overcurrent detection circuit monitors the load current in each activated output stage. In HS stage it is in function after detection of currentlimit during PWM cycle and in LS stage it works permanently. If the load current exceeds the overcurrent detection threshold for at least tISC = $4 \mu \mathrm{~s}$, the over-current flag is set and the corresponding driver is switched off to reduce the power dissipation and to protect the integrated circuit. Error condition is lached and the microcontroller needs to clear the status bits to reactivate the drivers.

### 2.11 Open Load Detection

The open load detection monitors the activity time of the PWM controller and is available for each phase. If the limit of load current is below around 100 mA then open load condition is detectable. Open load bit for a bridge is set in the register6 if this low current limit can't reached after at least 15 consecutive PWM cycles.

Table 2. Truth table

| DC2 | DC1 | DC0 | I4 | I3 | $\mathbf{I 2}$ | $\mathbf{I 1}$ | I0 | max. IOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | x | x | x | x | 48 mA |
| 0 | 0 | 1 | 0 | x | x | x | x | 72 mA |
| 0 | 1 | 0 | 0 | 0 | x | x | x | 56 mA |
| 1 | 1 | 0 | 0 | 0 | x | x | x | 90 mA |
| 1 | 0 | 0 | 0 | 0 | 0 | x | x | 58 mA |
| 1 | 0 | 1 | 0 | 0 | 0 | x | x | 87 mA |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 42 mA |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 48 mA |

Truth table shows possible profiles for active open load detection. Maximum threshold IOL is shown in left column if $x$ bits are 1 (see also Figure 7). Lowest possible limit is e.g. 3.1 mA for $D C 2=D C 1=D C 0=0$ and it is set only $I 0=1$.

### 2.12 Stepping Modes

One full revolution can consist of four full steps, eight half steps, sixteen mini steps or 32 microsteps.

Mode is set up in register 0 and it defines increment size of phase counter. Phase counter value defines address of corresponding currentprofile. Stepping modes with typical profile values can see in Figure 3 (e.g. also so called 'Two Phase On' shown in dashed line).

Figure 3. Stepping Modes


### 2.13 Decay Modes

Figure 4. Decay Modes


| register0 |  |  |  |
| :---: | :---: | :---: | :--- |
| DM2 DM1 DM0 | MODE |  |  |
| 0 | 0 | 0 | slow |

$\mathrm{T}_{\mathrm{FT}}$ Filter time for the purpose of switch off delay in on mode is set by FT register6
$\mathrm{T}_{\mathrm{CC}}$ Cross current protection time is set by SR1 SR0 register0
$T_{B} \quad$ Blank time of load current comparator $\quad T_{B}=T_{C C}$

$T_{F T}$ Filter time for purpose of delay when decay mode has to change after limit under-run
$\mathrm{T}_{\text {MD }}$ When limit is reached so fast decay duration time is set by DM1 DM2 register0

## 3 Electrical specifications

### 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| VS | DC supply voltage | -0.3... 28 | V |
|  | single pulse $\mathrm{t}_{\text {max }}<400 \mathrm{~ms}$ | 40 | V |
| VCC | stabilized supply voltage, logic supply | -0.3 to 5.5 | V |
| $\begin{gathered} \mathrm{V}_{\mathrm{DI}}, \mathrm{~V}_{\mathrm{DO}} \\ \mathrm{v}_{\mathrm{CLK}} \mathrm{~V}_{\mathrm{CSN}}, \\ \mathrm{~V}_{\mathrm{STEP}} \mathrm{~V}_{\mathrm{EN}} \end{gathered}$ | digital input / output voltage | -0.3 to VCC +0.3 | V |
| $V_{\text {RREF }}$ | current reference resistor | -0.3 to VCC +0.3 | V |
| $\mathrm{V}_{\mathrm{CP}}$ | charge pump output | -0.3 to VS + 11 | V |
| $\mathrm{V}_{\text {Qxn }}$ | ( $\mathrm{x}=\mathrm{A} ; \mathrm{B} \mathrm{n}=1 ; 2$ ) output voltage | -0.3 to VS + 0.3 | V |
| $\mathrm{I}_{\text {Qx }}$ | ( $x=A ; B n=1 ; 2$ ) output current | $\pm 2.5$ | A |

Note: Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit !

### 3.2 ESD Protection

Table 4. ESD Protection

| Parameter | Value | Unit |
| :--- | :--- | :---: |
| All pins | $\pm 2^{1}$ | kV |
| output pins: Qxn $(x=A ; B n=1 ; 2)$ | $\pm 4^{2}$ | kV |

Note: 1 HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A
2 HBM with all unzapped pins grounded

### 3.3 Thermal data

Table 5. Operating junction temperature

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | operating junction temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

Table 6. Temperature warning and thermal shutdown

| Symbol | Parameter | Min. | Typ. | Max. | Unit |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{jTW} \text { ON }}$ | temperature warning threshold <br> junction temperature | $\mathrm{T}_{\mathrm{j}}$ increasing |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jTW OFF }}$ | temperature warning threshold <br> junction temperature |  | 130 |  |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jSD ON }}$ | thermal shutdown <br> thresholdjunction temperature |  |  |  | 170 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jSD OFF }}$ | thermal shutdown threshold <br> junction temperature |  | 150 |  |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {jSD HYS }}$ | thermal shutdown hysteresis |  |  | 5 |  | K |

Figure 5. Thermal data of package


### 3.4 Electrical characteristics

### 3.4.1 Supply

$\mathrm{VS}=7$ to $16 \mathrm{~V}, \mathrm{VCC}=3.0$ to $5.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=-200 \mu \mathrm{~A}$, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 7. Supply

| Symbol | Parameter | Test Condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{s}$ | VS DC supply current in active mode | $\mathrm{VS}=13.5 \mathrm{~V}, \mathrm{EN}=\mathrm{VC}$ <br> floating | C outputs |  | 7 | 20 | mA |
|  | VS quiescent supply current | $\mathrm{VS}=13.5 \mathrm{~V}, \mathrm{TEST}$, $\mathrm{EN}=0 \mathrm{~V}$ outputs floating | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & \text { to } 25^{\circ} \mathrm{C} \end{aligned}$ |  | 3 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |  | 6 | 20 |  |
| $I_{C C}$ | VCC DC supply current in active mode | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \mathrm{EN=VCC}, \\ & \mathrm{DI}=\mathrm{CLK}=\mathrm{STEP}=0 \mathrm{~V} \end{aligned}$ |  |  | 1 | 3 | mA |
|  |  | $\begin{aligned} & \text { VCC = 5.0 V TEST; } \\ & \text { EN = OV; CSN = } \\ & \text { VCC no clocks } \\ & \text { outputs floating } \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & \text { to } 25^{\circ} \mathrm{C} \end{aligned}$ |  | 1 | 3 | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | VCC quescent suppy current | CSN=VCC no clocks outputs floating | $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |  | 2 | 6 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{VS}=13.5 \mathrm{~V}, \mathrm{VCC}= \\ & 5.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & \text { to } 25^{\circ} \mathrm{C} \end{aligned}$ |  | 4 | 13 | $\mu \mathrm{A}$ |
| $I_{S}+I_{C C}$ | Sum quiescent supply current | TEST; EN=0V CSN=VCC no clocks outputs floating | $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |  | 8 | 26 |  |
| $\mathrm{t}_{\text {setPOR }}{ }^{1}$ | VCC on set up time | $\mathrm{EN}=5 \mathrm{~V}, \mathrm{CSN}=\mathrm{CLK}=0 \mathrm{~V}$ DO changes from high ohmic to logic level LOW |  | 2 |  |  | $\mu \mathrm{s}$ |

Note: 1 This parameter is guaranteed by design.

### 3.4.2 Over- and undervoltage detection

$\mathrm{VS}=7$ to $20 \mathrm{~V}, \mathrm{VCC}=3.0$ to 5.3 V , EN=VCC, $\mathrm{T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}$, $\mathrm{I}_{\text {REF }}=-200 \mu \mathrm{~A}$, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 8. Over- and undervoltage detection .

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {SUV ON }}$ | VS UV-threshold voltage | VS increasing |  |  | 6.90 | V |
| $\mathrm{~V}_{\text {SUV OFF }}$ | VS UV-threshold voltage | VS decreasing | 4.8 |  |  | V |
| $\mathrm{~V}_{\text {SUV hyst }}$ | VS UV-hysteresis | $\mathrm{V}_{\text {SUV ON }}-\mathrm{V}_{\text {SUV OFF }}$ |  | 0.3 |  | V |
| $\mathrm{~V}_{\text {SOV OFF }}$ | VS OV-threshold voltage | VS increasing |  |  | 25 | V |
| $\mathrm{~V}_{\text {SOV ON }}$ | VS OV-threshold voltage | VS decreasing | 20 |  |  | V |
| $\mathrm{~V}_{\text {SOV hys }} \mathrm{t}$ | VS OV-hysteresis | $\mathrm{V}_{\text {SOV OFF }}-\mathrm{V}_{\text {SOV }}$ |  |  | 0.5 |  |
| $\mathrm{~V}_{\text {POR OFF }}$ | power-on-reset threshold | VCC increasing |  | 2.6 | 2.9 | V |
| $\mathrm{~V}_{\text {POR ON }}$ | power-on-reset threshold | VCC decreasing | 2.00 | 2.3 |  | V |
| $\mathrm{~V}_{\text {POR hyst }}$ | power-on-reset hysteresis | $\mathrm{V}_{\text {POR OFF }}-\mathrm{V}_{\text {POR ON }}$ |  | 0.11 |  | V |

Figure 6. VS Monitoring



### 3.4.3 Reference Current Output

$\mathrm{VS}=7$ to $20 \mathrm{~V}, \mathrm{VCC}=3.0$ to $5.3 \mathrm{~V}, \mathrm{EN}=\mathrm{VCC}, \mathrm{T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}, \mathrm{I}_{\text {REF }}=-200 \mu \mathrm{~A}$, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 9. Reference Current Output

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REF }}$ | reference voltage range | $\mathrm{I}_{\text {REF }}=-200 \mu \mathrm{~A}$ | 1.05 | 1.25 | 1.45 | V |
| $\mathrm{I}_{\text {REFshorted }}$ | reference current <br> threshold shorted pin REF | register6 bit7 RERR =1 |  |  | -250 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\text {REFopen }}$ | reference current <br> threshold open pin REF | register6 bit7 RERR $=1$ | -150 |  |  | $\mu \mathrm{~A}$ |

The device works properly without the external resistor at pin REF. In this case it doesn't have to fullfill all specified parameters.

### 3.4.4 Charge Pump Output

$\mathrm{VS}=7$ to $20 \mathrm{~V}, \mathrm{VCC}=3.0$ to $5.3 \mathrm{~V}, \mathrm{EN}=\mathrm{VCC}, \mathrm{T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=-200 \mu \mathrm{~A}$, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 10. Charge Pump Output

| Symbol | Parameter | Test Condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCP | charge pump output voltage | $V S=7 \mathrm{~V}$ | $I_{C P}=-100 \mu \mathrm{~A}$, all switches off at Qxn | 11 |  | 20 | V |
|  |  | $\mathrm{VS}=13.5 \mathrm{~V}$ |  | 20 |  | 35 | V |
|  |  | VS=20V |  | 30 |  | 40 | V |

The ripple of voltage at CP can suppressed using a capicity of e.g.100nF.

### 3.4.5 Outputs: $\operatorname{Qxn}$ ( $x=A ; B \mathbf{n}=1 ; 2$ )

$\mathrm{VS}=7$ to $20 \mathrm{~V}, \mathrm{VCC}=3.0$ to $5.3 \mathrm{~V}, \mathrm{EN}=\mathrm{VCC}, \mathrm{T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=-200 \mu \mathrm{~A}$, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin

Table 11. Outputs: $Q x n(x=A ; B n=1 ; 2)$

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DSONHS }}$ | on-resistance Qxn to VS | $\begin{aligned} & \mathrm{VS}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{Qxn}}=-1.0 \mathrm{~A} \end{aligned}$ |  | 500 | 700 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{VS}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{Qxn}}=-1.0 \mathrm{~A} \end{aligned}$ |  | 750 | 1000 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{VS}=7.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\mathrm{Qxn}}=-1.0 \mathrm{~A} \end{aligned}$ |  | 550 | 750 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DSONLS }}$ | on-resistance Qxn to PGND | $\begin{aligned} & \mathrm{VS}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{Qxn}}=+1.0 \mathrm{~A} \end{aligned}$ |  | 500 | 700 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{VS}=13.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{Qxn}}=+1.0 \mathrm{~A} \end{aligned}$ |  | 750 | 1000 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{VS}=7.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\ & \mathrm{l}_{\mathrm{Qxn}}=+1.0 \mathrm{~A} \end{aligned}$ |  | 550 | 750 | $\mathrm{m} \Omega$ |
| $\\|_{\text {QxnOC }} 1$ | output overcurrent limitation to VS or PGND | testmode exclusive of filtertime 4us (Chapter 2.10) | 1.6 | 2 |  | A |

### 3.4.6 Outputs: $Q x n(x=A ; B n=1 ; 2)$

The comparator, which is monitoring current image of HS, is working during ON cycle of PWM control. If load current is higher as set value then the signal ILIMIT is generated and after filter time the bridge is switched off. Test mode gets access to signal ILIMIT and threshold of current can be measured.

Table 12. Outputs: $\mathbf{Q x n}(\mathrm{x}=\mathrm{A} ; \mathrm{Bn} \mathrm{n}=\mathbf{1 ; 2}$ )
$\mathrm{VS}=7$ to $20 \mathrm{~V}, \mathrm{VCC}=3.0$ to $5.3 \mathrm{~V}, \mathrm{EN}=\mathrm{VCC}, \mathrm{T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}, \mathrm{I}_{\text {REF }}=-200 \mu \mathrm{~A}$, unless
otherwise specified. The voltages are referred to GND and currents are assumed positive,
when the current flows into the pin

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\text {QxnFS_HS }}$ | Value of output current to supply VS ( so called full scale value) ${ }_{1}$ sourcing from HS switch | Bits: DC2 DC1 DC0=000 | 60 | 95 | 130 | mA |
|  |  | Bits: DC2 DC1 DC0=001 | 100 | 140 | 180 |  |
|  |  | Bits: DC2 DC1 DC0=010 | 180 | 230 | 280 |  |
|  |  | Bits: DC2 DC1 DC0=011 | 300 | 360 | 420 |  |
|  |  | Bits: DC2 DC1 DC0=100 | 485 | 550 | 615 |  |
|  |  | Bits: DC2 DC1 DC0=101 | 720 | 810 | 900 |  |
|  |  | Bits: DC2 DC1 DC0=110 | 1000 | 1150 | 1300 |  |
|  |  | Bits: DC2 DC1 DC0=111 | 1200 | 1350 | 1500 |  |
| $\mathrm{I}_{\text {QxnLIM_HS }}$ | Accuracy of micro steps current limit |  | MIN ${ }^{2}$ |  | $M A X^{2}$ | mA |

Note: 1 Current profile has to pre set with $141312 / 110=11111$ and load to register 1 .
$2 \mathrm{MIN}=0.92 \cdot I_{\text {QXnLIM }}-0.02 \cdot\left\|_{Q \times n F S \_H S} I, M A X=1.08 \cdot I_{Q \times n L I M}+0.02 \cdot\right\| \|_{Q \times n F S \_H S} \mid$
Output current limit IQxnLIM is product of full scale current IIQxnFS_I ( bits DC2 DC1 DC0) and value of DAC
PhaseA/B (bits I4 I3 I2 I1 IO) in register1.
Values of DAC Phase A and B can read out and depends on set up done before:

1. direction DIR , stepping mode ST1 ST0 and phase counter P4 P3 P2 P1 P0 in register 0 and
2. value of corresponding current profile (for address of current profile entry see also Figure 3).

Figure 7. Logic to Set Load Current Limit


### 3.4.7 PWM Control

$\mathrm{VS}=7$ to $20 \mathrm{~V}, \mathrm{VCC}=3.0$ to 5.3 V , EN=VCC, $\mathrm{T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=-200 \mu \mathrm{~A}$, unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 13. PWM Control (see Figure 4 and Figure 7)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PWM }}{ }^{1}$ | Frequency of PWM cycles | Bit: FRE= 1 |  | 20.8 |  | kHz |
|  |  | Bit: FRE=0 |  | 31.3 |  | kHz |
| $\mathrm{T}_{\mathrm{MD}}{ }^{1}$ | Mixed decay switch off delay time | Bits: DM1 DM0 01 |  | 4 |  | us |
|  |  | Bits: DM1 DM0 $=10$ |  | 8 |  | us |
| $\mathrm{T}_{\mathrm{FT}}{ }^{1}$ | Glitch filter delay time | Bit: FILTER=0 |  | 1.5 |  | us |
|  |  | Bit: FILTER=1 |  | 2.5 |  | us |

Table 13. PWM Control (see Figure 4 and Figure 7) (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{T}_{\mathrm{cc}}{ }^{1} \\ & \mathrm{~T}_{\mathrm{B}}{ }^{1} \end{aligned}$ | Cross current protection time Blank time of comparator | Bits: SR1 SR0 $=00$ |  | 0.5 |  | us |
|  |  | Bits: SR1 SR0= 01 |  | 1 |  | us |
|  |  | Bits: SR1 SR0 $=10$ |  | 2 |  | us |
|  |  | Bits: SR1 SR0= 11 |  | 4 |  | us |
| VSR | Slew rate (dV/dt 30\%-70\%) @ HS switches on resistive load of $10 \Omega$, $\mathrm{VS}=13.5 \mathrm{~V}$ | Bits: SR1 SR0 $=00$ |  | 13 |  | V/us |
|  |  | Bits: SR1 SR0= 01 |  | 13 |  | V/us |
|  |  | Bits: SR1 SR0 $=10$ |  | 6 |  | V/us |
|  |  | Bits: SR1 SR0= 11 |  | 6 |  | V/us |

Note: 1 This parameter is guaranteed by design.
Time base is an internal trimmed oscillator of typical 2 MHz and it has an accuracy of $\pm 6 \%$.
Figure 8. Switching on Minimum Time


## 4 Functional Description of the Logic with SPI

### 4.1 Motor Stepping Clock Input( STEP)

Rising edge of signal STEP is latched. It is synchronised by internal clock. At next start of a new PWM cycle the new values of output current limit are used to drive motor in next position. Before start new motor step this signal has to be low for at least two internal clock periods to reset latch.

### 4.2 PWM Output (PWM)

This output reflects the current duty cycle of the internal PWM controller of bridge A. High level indicates on state to increase current through load and low level is in off state so load current decreases depending on chosen decay mode.

### 4.3 Serial Peripheral Interface (SPI)

This device uses a standard 16 bit SPI to communicate with a microcontroller. The SPI can be driven by a microcontroller with its SPI peripheral running in following mode: CPOL $=0$ and $\mathrm{CPHA}=0$.

For this mode, input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.
A fault condition can be detected by setting CSN to low. If CSN $=0$, the DO-pin will reflect an internal Error Flag of the device which is a logical-or of all status bits in the Status Register (reg7) and in the Current Profile Register 4 (reg6). The microcontroller can poll the status of the device without the need of a full SPI-communication cycle.

### 4.4 Chip Select Not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) will be in high impedance state. A low signal will activate the output driver and a serial communication can be started. The state when CSN is going low until the rising edge of CSN will be called a communication frame.

### 4.5 Serial Data In (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI will be sampled at the rising edge of the CLK signal and latched into an internal 16 bit shift register. The first 3 bit are interpreted as address of the data register. At the rising edge of the CSN signal the contents of the shift register will be transferred to the selected data register. The writing to the register is only enabled if exactly 16 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

### 4.6 Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the status bit 0 (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

### 4.7 Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal.

### 4.8 Data Register

The device has eight data registers. The first three bits (bit0 ... bit2) at the DI-input are used to select one of the input registers. All bits are first shifted into an input shift register. After the rising edge of CSN the contents of the input shift register will be written to the selected Input Data Register only if a frame of exact 16 data bits are detected. The selected register will be transferred to DO during the current communication frame.

Figure 9. SPI and Registers


## 5 SPI - Control and Status Registers

### 5.1 Control Register 0

| Bit | Phase Counter |  |  |  |  | Decay Mode |  |  | Slew Rate |  | Step Mode |  | DIR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | r w | r w | rw | rw | r w | rw | rw | r w | rw | rw | rw | r w | rw |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Name | P4 | P3 | P2 | P1 | P0 | DM2 | DM1 | DM0 | SR1 | SR0 | ST1 | STO | DIR |

The meaning of the different bits is as follows:

| DIR | This bit controls direction of motor movement. DIR=1 clockwise DIR=0 counter clockwise. |
| :---: | :---: |
| ST1 ST0 | This bits controls step mode of motor movement (Figure 3). |
| 00 | Micro-stepping |
| 01 | Mini-stepping |
| 10 | Half-stepping |
| 11 | Full-stepping |
| SR1 SR0 | This bit controls slew rate of bridge switches. See also parameter Table 13 |


| DM2 DM1 DM0 | This bits controls decay mode of output current (Figure 3). |  |
| :---: | :--- | :--- |
| 000 | Slow decay |  |
| 001 | Mixed decay, fast decay until $\mathrm{T}_{\mathrm{MD}}>4$ us |  |
| 010 | Mixed decay, fast decay until $\mathrm{T}_{\mathrm{MD}}>8$ us |  |
| 011 | Mixed decay, fast decay until current undershoot $\mathrm{T}_{\mathrm{mc}}=\mathrm{T}_{\mathrm{FT}}+\mathrm{T}_{\mathrm{CC}}$ |  |
| 100 | Auto decay, fast decay without delay time |  |
| 101 | Auto decay, fast decay until $\mathrm{T}_{\mathrm{MD}}>4$ us | Auto decay uses mixed decay automatically <br> to reduce current for next step if required ( <br> see Figure 3 down right). |
| 110 | Auto decay, fast decay until $\mathrm{T}_{\mathrm{MD}}>8$ us |  |
| 111 |  |  |

P4 P3 P2 P1 P0 $\quad$ This bits control position of motor, e.g. 00000 step angle is $0^{\circ}, 01111$ step angle is $180^{\circ}$..

### 5.2 Control Register 1

| Bit | DAC Scale |  |  | DAC Phase B |  |  |  |  | DAC Phase A |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | rw | rw | rw | $r$ | r | $r$ | r | r | $r$ | r | r | r | $r$ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Name | DC2 | DC1 | DC0 | BI4 | BI3 | BI2 | Bl1 | BIO | Al4 | Al3 | AI2 | Al1 | AIO |

The meaning of the different bits is as follows:

| AI4 AI3 AI2 AI1 AIO | These bits control DAC of <br> bridge A. | Value depends on address and the value of <br> corresponding current profile. |
| :--- | :--- | :--- |
| BI4 BI3 BI2 BI1 BIO | These bits control DAC of <br> bridge B . | These bits set full scale range <br> of limit, e.g. 000 for 100 mA or <br> 111for e.g. 1500 mA | See also parameter Table 12..

### 5.3 Counter and Profiles Register 2

| Bit | Current Profile 1 |  |  |  |  | Not used |  |  | Current Profile 0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | rw | r w | r w | r w | rw | r w | r w | rw | rw | rw | rw | rw | rw |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Name | 14 | 13 | 12 | 11 | 10 | T2 | T1 | T0 | 14 | 13 | 12 | 11 | 10 |

The meaning of the different bits is as follows:

| I4 I3 I2 I1 I0 | These bits are loaded in register1 DAC Phase A or B if needed. | See also parameter Table 12 |
| :---: | :--- | :--- |
| T2 T1 T0 | These bits are used in test mode only. |  |

### 5.4 Signal and Profile Register 3

| Bit | Current Profile 3 |  |  |  |  | PWM Counter |  | PWM <br> 5 | Current Profile 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | 9 | 8 | 7 | 6 |  | 4 | 3 | 2 | 1 | 0 |
| Access | $r$ | r | r | r | r | r | r | r | r | r | r | r | r |
|  | w | w | w | w | w | w | w | w | w | w | w | w | w |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Name | 14 | 13 | 12 | 11 | 10 | $\begin{gathered} \text { D1 } \\ \text { (T5) } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { (T4) } \end{gathered}$ | $\begin{aligned} & \text { NPW } \\ & \text { M(T3) } \end{aligned}$ | 14 | 13 | 12 | 11 | 10 |

The meaning of the different bits is as follows:

| I4 I3 I2 I1 I0 | These bits are loaded in register1 DAC Phase A or B if needed. | See also parameter Table 12 |
| :---: | :--- | :--- |
| DT1 DT0 | These bits are for threshold value in counter of active time <br> during signal PWM. |  |
| NPWM | This bit switches internal PWM signal of bridge A to pin PWM if <br> it is set to 0, otherwise pin is in high resistance status. |  |
| (T5 T4 T3) | These bits are used in test mode only. |  |

### 5.5 Counter and Profile (Register 4 and Register 5)

| Bit | Current Profile 5 (7) |  |  |  |  | PWM Counter |  |  | Current Profile 4 (6) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | r w | r w | rw | rw | r w | r w | rw | r w | r w | rw | rw | r w | rw |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Name | 14 | 13 | 12 | 11 | 10 | D4(7) | D3(6) | D2(5) | 14 | 13 | 12 | 11 | 10 |

The meaning of the different bits is as follows:

| I4 I3 I2 I1 IO | These bits are loadedneeded. in register1 DAC Phase A <br> or B if needed. | See also parameter Table 12 |
| :--- | :--- | :--- |
| D4 D3 D2 (register4) | These bits are for threshold value in counter of active time <br> during signal PWM. LSB and next value are set in <br> register3 by D0 and D1. |  |
| D7 D6 D5 (register5) |  |  |

### 5.6 Control, Status and Profile Register 6

|  | CLR | ST <br> (Pwm) | Filter | Freq | ST | REF <br> ERR | Openload |  | Current Profile 8 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| Access | rw | rw | rw | rw | r | r | r | r | rw | rw | rw | rw | rw |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Name | CLR6 | SST | FT | FRE | ST | RERR | OB | OA | 14 | 13 | 12 | 11 | 10 |

The meaning of the different bits is as follows:

| I4 I3 I2 I1 IO | These bits are loaded in register1 DAC Phase A or B if <br> needed | See also parameter Table 12 |
| :---: | :--- | :--- |
| OB OA | These bits indicate openload at bridges |  |
| RERR | This bit indicates if reference current is OK $\left(150 \mathrm{uA}<l_{\text {REF }}<250 \mathrm{uA}\right)$, then is RERR=0. |  |
| ST | This bit indicates stall detection. |  |
| FRE | This bit sets frequency of PWM cycle. FRE $=1$ frequency 20 kHz, FRE $=0$ frequency 30 kHz |  |


| FT | This bit sets filter time in glitch filter. $\mathrm{FT}=0 \mathrm{~T}_{\mathrm{F}}=1.5$ us, $\mathrm{FT}=1 \mathrm{~T}_{\mathrm{F}}=2.5 \mathrm{us}$ |
| :---: | :--- |
| SST | This bit specifies output PWM to reflect same logical level like bit ST. |
| CLR6 | This bit resets all bits to 0 in register 6. |

### 5.7 Status Register7

| Bit | CLR | Temperature |  | VS Monitor |  | Overcurrent |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | r w | $r$ | $r$ | $r$ | r | r | $r$ | r | $r$ | r | $r$ | r | r |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Name | CLR7 | TSD | TW | OV | UV | HSB2 | HSB1 | LSB2 | LSB1 | HSA2 | HSA1 | LSA2 | LSA1 |

The meaning of the different bits is as follows:

| bit7 $\ldots$ bit0 | These bits indicate overcurrent in each lowside or highside power transistor. |
| :---: | :--- |
| 1 | overcurrent failure I > 2A |
|  |  |
| OV UV | These bits indicates failure at VS ( See also parameter Table 8) |
| 01 | Voltage at pin VS is too low. |
| 10 | Voltage at pin VS is too high. |
|  |  |
| TSD TW | These bits indicates temperature failure ( See also parameter Table 6) |
| 01 | Only for information set at temperature warning threshold. |
| 10 | In case of thermal shutdown all bridges are switched off. It has to reset by bit CLR7. |
|  |  |
| CLR7 | This bit resets all bits to 0 in register7. |

### 5.8 Auxiliary logic blocks

### 5.8.1 Fault Condition

Logical level at pin D0 represents fault condition. It is valid from first high to low edge of signal CLK up to transfer of data bit D12. Fault bit is an logical OR of:

Control and Status Register 6 bit 5 and 6 for Open Load, bit7 reference current failure (RERR) and
Control and Status Register 7 bit 0 to bit 7 for Overcurrent, bit 8 and 9 failure at VS (UV,OV) and
bit 10 and bit 11 during high temperature (TW,TSD)

### 5.8.2 SPI communication monitoring

At the rising edge of the CSN signal the contents of the shift register will be transferred to the selected data register. A counter monitors proper SPI communication. It counts rising edges at pin CLK. The writing to the register is only enabled if exactly 16 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame. SPI communication can be checked by loading a command twice and then answer at pin DO must be same.

Note: Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

### 5.8.3 PWM monitoring for stall detection

Control registers 4, 5, and 3 contain bits D0-D7, use for setting a stall detection threshold. The value in this set of bits determine the minimum time for current rise over one quadrant of motor driving. D7-D0 is compared with the sum of the rise times over one quadrant. When the sum is less than the value stored in D7-D0 the ST bit (register6 bit 8) is set to a logic "1".

The PWM pin reflects the PWM control signal of the load current in bridge A. This is so after power on when the SST bit (register 6, bit11) is reset to a logic " 0 ". If this bit is set to a logical " 1 " then status of the ST bit 8 is mirrored to pin PWM. This provides stall detection without the need of reading register 6 through the SPI bus.

## 6 Logic with SPI - Electrical Characteristics

$\mathrm{VS}=7$ to $20 \mathrm{~V}, \mathrm{VCC}=3.0$ to $5.3 \mathrm{~V}, \mathrm{EN}=\mathrm{VCC}, \mathrm{T}_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=-200 \mu \mathrm{~A}$, unless
otherwise specified. The voltages are referred to GND and currents are assumed positive,
when the current flows into the pin.

### 6.1 Inputs: CSN, CLK, STEP, EN and DI

Table 14. Inputs: CSN, CLK, STEP, EN and DI

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {in } L}$ | input low level | $V C C=5 \mathrm{~V}$ | 1.5 | 2.0 |  | V |
| $\mathrm{V}_{\text {in } \mathrm{H}}$ | input high level | $V C C=5 \mathrm{~V}$ |  | 3.0 | 3.5 | V |
| $\mathrm{V}_{\text {in Hyst }}$ | input hysteresis | $V C C=5 \mathrm{~V}$ | 0.5 |  |  | V |
| $\mathrm{I}_{\text {CSN in }}$ | pull up current at input CSN | $\mathrm{V}_{\text {CSN }}=\mathrm{VCC}-1.5 \mathrm{~V}$, | -50 | -25 | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CLK in }}$ | pull down current at input CLK | $\mathrm{V}_{\text {CLK }}=1.5 \mathrm{~V}$ | 10 | 25 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Dl} \text { in }}$ | pull down current at input DI | $\mathrm{V}_{\mathrm{DI}}=1.5 \mathrm{~V}$ | 10 | 25 | 50 | $\mu \mathrm{A}$ |
| $I_{\text {STEP in }}$ | pull down current at input STEP | $\mathrm{V}_{\text {STEP }}=1.5 \mathrm{~V}$ | 10 | 25 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {EN in }}$ | resistance at input EN to GND | $\mathrm{V}_{\mathrm{EN} \text { in }}=\mathrm{VCC}$ | 110 |  | 510 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {in }}{ }^{(1)}$ | input capacitance at input CSN, CLK, DI and PWM | $0 \mathrm{~V}<\mathrm{VCC}<5.3 \mathrm{~V}$ |  | 10 | 15 | pF |

(1) Parameter guaranteed by design.

### 6.2 Dl timing

Table 15. DI timing (see Figure 11 and Figure 13) ${ }^{(2)}$

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CLK }}$ | clock period | $\mathrm{VCC}=5 \mathrm{~V}$ | 250 |  |  | ns |
| $\mathrm{t}_{\text {CLKH }}$ | clock high time | $\mathrm{VCC}=5 \mathrm{~V}$ | 100 |  |  | ns |
| $\mathrm{t}_{\text {CLKL }}$ | clock low time | $\mathrm{VCC}=5 \mathrm{~V}$ | 100 |  |  | ns |
| $\mathrm{t}_{\text {set }}$ CSN | CSN set up time, CSN low before rising edge of CLK | $\mathrm{VCC}=5 \mathrm{~V}$ | 100 |  |  | ns |
| $\mathrm{t}_{\text {set CLK }}$ | CLK set up time, CLK high before rising edge of CSN | $\mathrm{VCC}=5 \mathrm{~V}$ | 100 |  |  | ns |
| $\mathrm{t}_{\text {set DI }}$ | DI set up time | $\mathrm{VCC}=5 \mathrm{~V}$ | 50 |  |  | ns |
| $\mathrm{t}_{\text {hold DI }}$ | DI hold time | $\mathrm{VCC}=5 \mathrm{~V}$ | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ in | rise time of input signal DI, CLK, CSN | $\mathrm{VCC}=5 \mathrm{~V}$ |  |  | 25 | ns |
| $t_{\text {f }}$ in | fall time of input signal DI, CLK, CSN | $\mathrm{VCC}=5 \mathrm{~V}$ |  |  | 25 | ns |

(2) DI timing parameters tested in production by a passed/failed test:
$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} /+25^{\circ} \mathrm{C}$ : SPI communication @ $5 \mathrm{MHz} ; \mathrm{T}_{\mathrm{j}}=+125^{\circ} \mathrm{C}$ : SPI communication @ 4.25 MHz

### 6.3 Outputs: DO, PWM

Table 16. Outputs: DO, PWM

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DOoutL }}$ | output low level | $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| $V_{\text {PWMoutL }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DOouth }}$ | output high level | $V C C=5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-2 \mathrm{~mA}$ | $\begin{gathered} \text { VCC - } \\ 0.4 \end{gathered}$ | $\begin{gathered} \text { VCC - } \\ 0.2 \end{gathered}$ |  | V |
| $\mathrm{V}_{\text {PWMouth }}$ |  |  |  |  |  |  |
| I DOoutLK | tristate leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{CSN}}=\mathrm{VCC}, \\ & 0 \mathrm{~V}<\mathrm{V}_{\mathrm{DO}}<\mathrm{VCC} \end{aligned}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| IPWMoutLK | tristate leakage current | $\begin{aligned} & \text { Register3bit5=1 (NPWM) } \\ & 0 \mathrm{~V} \text { < } \mathrm{V}_{\text {PWM }}<\mathrm{VCC} \end{aligned}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Cout ${ }^{(1)}$ | tristate input capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{CSN}}=\mathrm{VCC}, \\ & 0 \mathrm{~V}<\mathrm{VCC}<5.3 \mathrm{~V} \end{aligned}$ |  | 10 | 15 | pF |

### 6.4 Output: DO timing

Table 17. Output: DO timing (see Figure 12 and Figure 13)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {r DO }}$ | DO rise time | $C_{L}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=-1 \mathrm{~mA}$ |  | 50 | 100 | ns |
| $\mathrm{t}_{\mathrm{f}} \mathrm{DO}$ | DO fall time | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=1 \mathrm{~mA}$ |  | 50 | 100 | ns |
| $\mathrm{t}_{\mathrm{en} \text { D }}$ tri L | DO enable time from tristate to low level | $C_{L}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=1 \mathrm{~mA}$ pullup load to VCC |  | 50 | 250 | ns |
| $\mathrm{t}_{\text {dis DO }} \mathrm{Ltri}$ | DO disable time from low level to tristate | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=4 \mathrm{~mA} \text { pull- }$ <br> up load to VCC |  | 50 | 250 | ns |
| $\mathrm{t}_{\text {en }} \mathrm{DO}$ tri H | DO enable time from tristate to high level | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=-1 \mathrm{~mA} \text { pull- }$ down load to GND |  | 50 | 250 | ns |
| $\mathrm{t}_{\text {dis }} \mathrm{DOH}$ tri | DO disable time from high level to tristate | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{I}_{\text {load }}=-4 \mathrm{~mA} \\ & \text { pull-down load to GND } \end{aligned}$ |  | 50 | 250 | ns |
| $t_{\text {d Do }}$ | DO delay time | $\begin{aligned} & \mathrm{V}_{\mathrm{DO}}<0.3 \mathrm{VCC}, \mathrm{~V}_{\mathrm{DO}}>0.7 \\ & \mathrm{VCC}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ |  | 50 | 250 | ns |

### 6.5 CSN timing

Table 18. CSN timing

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CSN} \text { _HI, min }}{ }^{(1)}$ | CSN high time, active mode | Transfer of SPI-command to Input Register | 2 |  |  | $\mu \mathrm{s}$ |

### 6.6 STEP timing

Table 19. STEP timing

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsTEPmin $^{(1)}$ | STEP low or high time |  | 2 |  |  | $\mu \mathrm{~s}$ |

(1) Parameter guaranteed by design.

Figure 10. Transfer Timing Diagram


Figure 11. Input Timing


Figure 12. SPI - DO Valid Data Delay Time and Valid Time


Figure 13. DO Enable and Disable Time


Figure 14. Timing of Status Bit 0 (Fault Condition)


## 7 Appendix

### 7.1 Stall Detection

The L9942 contains logic blocks designed to detect a motor stall caused by excessive mechanical load.

During a motor stall condition the load current rises much faster than during normal operation. The L9942 measures this time and compares it to a programmed value.
This is done by summing the PWM on times for one full quadrant. For a full wave stepping this is just one value ( $\operatorname{step} 0$ ). For microstepping this includes 8 separate values added together, one for each step. This measurement is only done on phase A during the quadrants where the current is increasing naturally (quadrants 1 and 3 of Figure 15); e.g. stall detection is active during phase counter values 1 to 8 and 17 to 24 for $\operatorname{DIR}=0$. During the quadrants where the current is decreasing fast decay recirculation interferes with accurate measurement of this time.

If the sum of the PWM on time is less than a programmed threshold stored in D0-D7, stall is detected and indicated as a logic "1" in the stall (ST) bit found in register 6 bit 8 (Figure 15 bottom). If bit 11 of register 6 is set to logical "1" then the ST bit is mirrored to the PWM pin providing detection externally.
The register values DT7-DT0 store the threshold value in 16us intervals. These bits can be found interstitially in register 3 (D0, D1), register4 (D2, D3, D4) and register5 (D5, D6, D7).

Care should be taken when deciding the threshold timing. Motor current slew rates are dependant on the driving voltage, the actual speed of the motor, the back EMF of the motor as well as the motor and the inductance. Be sure to set your threshold well away from what can be seen in normal operation at any temperature.

### 7.2 Load Current Control and Detection of Overcurrent (Shortages at Outputs)

The L9942 controls load current in the two full bridges by using a pulls with modulation (PWM) regulator. The mirrored output current of active HS switch is compared with a programmed reference current (e.g. in figure A2 HSA1 and HSB2). Bridge is switched off if current has exceeded the programmed limit value.
A second comparator of the related LS switch uses the mirrored load current to detect an overcurrent to ground during ON state of bridges (e.g. in Figure 16 LSA2 and LSB1). The event of shortage from output to supply voltage VS is detectable, but short current between outputs is limited through PWM controller and so an overcurrent failure will not occur.
Load currents decrease more or less fast during OFF state of bridges depending on selected decay mode. Slow decay mode is realised by activating the HS switches of the bridge and current comparator has as new reference the overcurrent limit. A shortage to ground can be detected, but not between the outputs.

Is it recommended to use the different fast decay modes too, especially in period if the load current has to reduce from step to step. The duration of fast decay can set by fixed time ore that it depends on the comparator signal utilising the second current mirror at LS switch. There can be monitored the undershoot of bridge current during OFF state.

Fast decay can be seen as switching the bridge in opposite direction, if it is compared to ON state before. The load current control at HS switch is not used, but the comparator is still active. The reference value is changed to overcurrent limit and a shortage to ground or now between the outputs too will result in a signal. The internal filter time of at least 4 us will inhibit the signal in many applications. Then you can use the mode "auto decay without any delay time" (On Section 5.1 on page 21 mode 100). On page 34 you can find in the lower part of Figure 3 the phase counter values, when fast decay as only part of mixed decay is used and the shortages can be detected during a longer time. After this it is signalised in register 7 as overcurrent in HS switch (e.g. in Figure 17 HSA 1 ).

Figure 15. Stall Detection


Figure 16. Reference Generation for PWM Control (Switch On)


Figure 17. Reference Generation for PWM Contro (Decay)I


## 8 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK ${ }^{\circledR}$ packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: www.st.com.
Figure 18. PowerSSO-24 Mechanical Data \& Package Dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.15 |  | 2.47 | 0.085 |  | 0.097 |
| A2 | 2.15 |  | 2.40 | 0.085 |  | 0.094 |
| a1 | 0 |  | 0.075 |  |  | 0.003 |
| b | 0.33 |  | 0.51 | 0.013 |  | 0.02 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.012 |
| D | 10.10 |  | 10.50 | 0.398 |  | 0.413 |
| E | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| e |  | 0.8 |  |  | 0.031 |  |
| e3 |  | 8.8 |  |  | 0.346 |  |
| G |  |  | 0.1 |  |  | 0.004 |
| G1 |  |  | 0.06 |  |  | 0.002 |
| H | 10.1 |  | 10.5 | 0.398 |  | 0.413 |
| k |  | 5 |  |  | $5^{\circ}$ |  |
| h |  |  | 0.4 |  |  | 0.016 |
| L | 0.55 |  | 0.85 | 0.021 |  | 0.033 |
| N |  |  | $100^{\circ}$ |  |  | $10^{\circ}$ |
| X | 4.1 |  | 4.7 | 0.161 |  | 0.185 |
| Y | 6.5 |  | 7.1 | 0.256 |  | 0.279 |
| P |  |  |  |  |  |  |

OUTLINE AND
MECHANICAL DATA



## 9 Revision history

| Date | Revision | Changes |
| :---: | :---: | :--- | :--- |
| 7-Nov-2005 | 1 | Initial release. |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners
© 2005 STMicroelectronics - All rights reserved

## STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

